We present a simulation environment for parallel optoelectronic data-processing systems, and we especially consider the fusion of optoelectronic integrated circuits and optical interconnection modules. HADLOP, which stands for hardware description language for optical processing, is a simulator that works at the digital design level. So far, HADLOP has allowed algorithm and architecture studies for smart-pixel systems. We have just begun to extend the capabilities of HADLOP toward an automatic synthesis tool for three-dimensional optoelectronic VLSI circuits. A HADLOP architecture will then be the basis for the automatic generation of detailed construction plans that consider the interaction between optical interconnection modules and optoelectronic integrated circuits. The simulation system is freeware and is available through the Internet at
Introduction
The complexity of today's integrated circuits is higher than it was ever expected to be and is still increasing. Unfortunately, the number of electrical pads located at the boundary of the chip area is limited. The size of these pads is fixed and does not depend on the grade of integration. Electrical pads and the wires connected to them have a high capacitance. These loads require appropriate driver circuits, and it is difficult to achieve a high clock speed.
Optoelectronic approaches could overcome these major problems. [1] [2] [3] Optoelectronic integrated circuits ͑OEIC's͒, i.e., smart-pixel structures, often have a parallel-processor structure with a two-dimensional ͑2-D͒ optoelectronic pad array. These optical channels are distributed over the entire chip surface and occupy only a small area. This results in a high input-output ͑I͞O͒ bandwidth of chip-to-chip interconnections and can also be used for high-speed signal distributions on the same chip. The availability of optical three-dimensional ͑3-D͒ interconnection systems, for example, holographic interconnection structures, in combination with 2-D OEIC's offers new parallel computer-architecture principles. 4, 5 Their advantages are best exploited by 3-D computing units consisting of cascaded optoelectronic circuits. It is apparent that the nature of these architectures differs from that of common electronic systems. Here, many parallel light beamsprobably more than 1000-might have to be considered while one is designing a 3-D optoelectronic architecture. Optical interconnection modules ͑OIM's͒ between the OEIC's do not only transfer parallel data, they can also contribute to the logical functionality of the whole system, the same as do the OEIC's, and should not be considered as detached from other logic-performing devices. The complexity of such an arrangement can increase, and it then becomes difficult to manage the whole structure. Design software can help to describe and verify optoelectronic architectures.
Most existing computer-aided-design ͑CAD͒ tools on the digital level do not adequately consider the nature of light and its interaction with the optoelectronic circuit; they are better suited for the simulation and the description of the internal electronic components of OEIC's, for example. In particular, fine-grained and pipelined optoelectronic architectures require appropriate low-level algorithms for achieving a higher throughput compared with those for purely electronic systems. CAD tools that adequately support the development of such algorithms, i.e., in a highly pragmatic manner, are indispensable for successful dissemination of optoelectronic technologies for parallel architectures. A logical simulation of such an entirely optoelectronic architecture with many parallel light beams and complex interconnection schemes by use of conventional simulation tools is theoretically possible but very circumstantial. This becomes obvious if you think of a complete VHDL description of a whole 3-D optoelectronic system. In contrast to electronic systems, free-space optical interconnections are not realized simply by the connection of gate terminals with wires but with independent components, e.g., Dammann gratings or lenslet or prism arrays. For example, in structural VHDL descriptions interconnections are defined between the input and the output ports of gates. This is too imprecise for an automatic synthesis of OIM's because the 3-D geometry of optical free-space interconnections is not considered. Nevertheless, VHDL is very useful for the automatic synthesis of OEIC's. Hence we introduce a VHDL interface for OEIC's in the design system presented in this paper. The necessity of CAD tools and models that explicitly consider optics has already been realized by other research groups. 6, 7 Levitan et al. 8 described the physical behavior of such devices. The system OPTI-CAD 9 models digital optical structures on a more abstract level with data-flow graphs. In the OPTISM 10 system, OEIC's based on optical thyristor arrays are modeled at the gate level. These simulation systems operate at a relatively low design level and provide primarily physical data like the optical signal power, the bit-error rate, or the signal-to-noise ratio.
HADLOP, which stands for hardware description language for optical processing, [11] [12] [13] is a new simulation environment suitable for developing, describing, and verifying algorithms, especially for 3-D optoelectronic architectures on a higher digital design level, which is comparable with the gate level of common design hierarchies. The new simulation system takes into consideration both the third dimension and the interaction between OIM's and OEIC's. In our architecture model we just consider whether light does impinge on a designated bit position ͑which corresponds to a logical 1͒ or does not ͑logical 0͒. This emphasizes that HADLOP works on the digital design level. Indeed, the program allows us to read and write the contents of an optoelectronic architecture on a disk that has the structure of a readable description language. However, we conceive of HADLOP as an environment that allows us to create and verify optoelectronic systems at the logical level with the help of a modern graphical-user interface. HADLOP supports the following features:
• Simultaneous simulation of the pipelining of processing layers that are optically connected in the third dimension as well as field processing within processing layers.
• Parallel computing of 2-D binary data matrices that are the basic data structures instead of binary words in pure electronic systems.
• Processing layers consisting of identical groups of optoelectronic circuits ͑for example, in smart-pixel systems͒.
• Simple modeling of parallel regular and irregular interconnections, such as the perfect shuffle, the butterfly, the crossover, etc., whose efficient realization by optical means has often been shown in the past.
• Input stimuli consisting of subsequent 2-D data layers that are brought step by step into the 3-D system.
• Simulation outputs that are 2-D binary data layers that simplify the debugging of 3-D systems compared with conventional design systems in which the output is an event trace of a collection of single signals.
Currently HADLOP is a powerful tool for the description and the simulation of these architectures at the binary design level. In Section 2 we briefly explain the types of architecture for which HADLOP is made. Furthermore, we give an overview of some features of HADLOP and introduce the idea of our primitive concept. Section 3 gives an example that helps to explain the way HADLOP models and simulates optoelectronic architectures. We have just begun to extend the capabilities of HADLOP toward automatic mapping onto the device level. Then HADLOP will provide construction plans for a physical realization of OIM's and OEIC's that are described in a HADLOP architecture on a more abstract level. Hence we finish this paper by making you familiar with our future plans in Section 4.
Optoelectronic Architectures in the HADLOP Simulation System
The data in our optoelectronic architectures are carried by beams of light produced, e.g., by a laser array. This data stream passes through several processing units ͑OEIC's; see Fig. 1͒ that manipulate the trans- mitted information directly. A slice of the optical data stream taken just behind or just in front of a processing unit includes all 2-D digital information leaving or entering the appropriate processing unit at this time. We call such a 2-D data array a data plane or a data matrix. Each pixel of these 2-D binary data matrices stores the binary information about the occurrence of light on that position. While performing an operation step, the processing units of a HADLOP architecture exchange 2-D digital data planes through the optical interconnection devices between them. A processing unit can combine many single processor elements. One of them-a smart pixel, for example-considers only a small piece of an incoming data plane that is defined by a pixel pattern. The processing units exchange parallel data that are carried by beams of light.
HADLOP treats the processing units and the optical devices as architecture primitives ͑see Fig. 1͒ . We distinguish between passive and active architecture primitives. Active primitives correspond to devices controlled by an external clock pulse, such as a laser array or a smart pixel. It is possible to specify arbitrary clock schemes based on discrete time units. Such a clock scheme can be assigned to any active primitive. With the rising edge of the clock pulse such a primitive reads the binary data plane that is present on its 2-D input.
The output data plane of the primitive leaves the architecture element after a propagation delay that is independent of the clock scheme. A specific propagation delay can be defined in discrete time units for each architecture primitive. In this way, HADLOP simulates the time-sequential behavior of different architecture primitives of the simulation arrangement. Passive primitives transfer optical light beams without an external clock control. These elements can perform any shift, fan-out, or permutation operation, such as a butterfly. The 2-D data stream enters the device on the left-hand side and leaves the device to the right. Important HADLOP primitives are LOGIC, INPUT, and Cϩϩ ͑active primitives͒ and PERM, MASK, JOIN, and SPLIT ͑passive primitives͒. Each architecture primitive is equipped with special optimized user interfaces: the Modify window, for example. This allows us to specify the properties and the definition very easily.
A. PERM Primitive
PERM stands for permutation primitive. Normally we assume parallel and straight light beams between the HADLOP primitives. However, the permutation primitive PERM allows us to realize arbitrary point-topoint connections between an incoming bit position and an outgoing bit position of the optical data plane. Figure 2 shows a one-dimensional ͑1-D͒ holographic optical butterfly realized at the University of Erlangen. 14 HADLOP can model such devices with the PERM primitive.
HADLOP provides a graphical-user interface for the definition of every architecture primitive. Figure 3 shows the user interface of the PERM primitive. An incoming light beam can be selected in the left-hand part of the Modify window. This beam of light will be mapped onto all positions of the virtual output plane specified in the right-hand part of the window. Because it would take much time to specify all necessary connections, particularly when the data planes of an architecture are of great dimension, the PERM primitive provides several mechanisms that allow us to enter regular substructures of connections, such as a perfect shuffle or a butterfly. Hence a device such as that shown in Fig. 2 can be defined by a few mouse clicks in HADLOP.
B. LOGIC Primitive
Optoelectronic smart-pixel circuits can be modeled at the gate level with the LOGIC primitive. Single processing elements, e.g., finite-state machines, are distributed across the optical data plane ͑see Fig. 4͒ . Such a smart pixel has optical inputs and optical outputs. It might have internal memory and can process global external data that are valid for all smart-pixel cells of the data plane.
In the model of the corresponding HADLOP primitive, we must specify the functional behavior of all processor elements for only a single representative by entering simple Boolean equations. Boolean equations are reasonable because often the functional complexity of a single smart-pixel device is relatively low. Inputs, outputs, internal memory cells, and the external data are the operands of the Boolean expressions and can be handled as variables of a programming language. We distinguish among three basic data types: global external data, local internal data, and optical inputs and outputs. Each logical input or output signal has its own identifier that appears in one of the lists shown in Fig. 5 , and it is implicitly assigned to fixed pixel positions of the 2-D input or output data plane, respectively. 
C. Cϩϩ Primitive
In contrast to the LOGIC primitive, which works at the gate level, the Cϩϩ primitive allows us to define its functionality on a higher, more abstract architecture or algorithm level by entering C͞Cϩϩ statements. The user has only to specify the functionality of the primitive with a few C͞Cϩϩ code lines. The optical inputs and outputs can be handled by special predefined data structures. Everything else is done by the simulation system. HADLOP puts the C͞Cϩϩ code into the body of an internal simulation routine and invokes the Cϩϩ compiler, which has to be installed on the local machine. Any desired Cϩϩ compiler can be specified in an Option menu. The simulator automatically runs all executables belonging to the Cϩϩ primitives after the simulation process has been started.
D. VHDL Primitive
Another common way to describe and simulate electronic circuits is to use VHDL. It can also be used to describe the internal functionality of OEIC's, but, in contrast to the C͞Cϩϩ code, this can be done on a lower, more physically oriented, design layer. This is particularly reasonable when the VHDL code also serves as an input for further layout-automation processes. We recently finished the implementation of a VHDL primitive that allows us to simulate OEIC's described in VHDL within HADLOP. There are many synthesis tools that read a VHDL description of an electronic circuit and generate a chip layout. This gives us the possibility of linking HADLOP to other powerful synthesis tools that automatically generate a chip layout from a VHDL description.
After the number of optical inputs and outputs of a single smart-pixel cell has been specified by the user, HADLOP generates a VHDL entity description within the VHDL Modify window. The ports described in the entity serve as optical input and output channels of the OEIC and, in addition, they act as the logical interface between HADLOP and the invoked Asimut simulator. We did not reimplement a completely new VHDL interpreter. The VHDL primitive automatically invokes the VHDL Asimut simulator that comes with the ALLIANCE 15 layout package. ALLIANCE is freeware and is available for most UNIX platforms. The output of the Asimut simulator is sent back to HADLOP for further processing by the OIM's after the simulation results are converted into the internal 2-D data representation of HADLOP. Thus the 3-D representation of an optoelectronic architecture is preserved. This would not be possible if we simulated the whole architecture, i.e., OEIC's and OIM's, completely in VHDL. Furthermore, the 3-D representation simplifies troubleshooting, especially while these architectures are being debugged with HADLOP. An automatic-layout synthesis controlled by a batch process will be possible in the next version of HADLOP. Then the VHDL description will be the input of a synthesis that is carried out by the ALLIANCE software package. Results of this synthesis are not only layouts for the OEIC but also data concerning critical paths, the required transistor numbers, and the partition size of a single processing element. The partition size allows us to calculate the number of processing elements within an OEIC plane, and the critical path length determines the possible clock rate. By use of this information, HADLOP can calculate the throughput of the whole 3-D architecture.
E. INPUT Primitive
The input data of a simulation arrangement are stored in 3-D memories. The INPUT primitive is such a stimuli container for a constant number of stacked 2-D data planes ͑Fig. 6͒. During a single simulation step, the first optical data plane leaves the INPUT and all internal planes are shifted by one position to the front, in the Z direction. This behavior corresponds to a first-in-first-out ͑FIFO͒ memory for 2-D data planes. Hence it also allows us to capture data planes within a simulation arrangement. The INPUT primitive can simulate an optoelectronic memory connected to a 2-D laser array, for example. In addition it manages a sequential stimulus of binary data planes. The user interface of the INPUT primitive ͑Fig. 7͒ provides many features that make it easy to write data into the 3-D memory or to read them out.
F. JOIN and SPLIT Primitives
The JOIN primitive combines several data planes into a single data plane. An example for an optical equivalent of this primitive could be a polarizing beam splitter that combines light beams coming from different directions so that they continue on their way in one common direction after going through the device. Light beams can be separated by the SPLIT primitive. It replicates a data plane and corresponds to a beam splitter that separates light beams into different paths.
Example Architecture
A good approach for demonstrating the functionality of the HADLOP simulation system is to describe an example architecture. We picked out a bitonic sorting algorithm 16 that is based on perfect-shuffle interconnections that was optically realized by Desmulliez et al. 17 Our example architecture sorts eight binary numbers that enter the system in bit-serial order. Figure 8 shows the two-dimensionally implemented algorithm in a 1-D manner without loss of generality. The inputs of the first stage shown in Fig. 8 are four reverse-bitonic sequences, each consisting of just two numbers. At the end of the first stage we have two reverse-bitonic sequences containing four numbers: ͗4, 8, 3, 1͘ and ͗2, 7, 6, 5͘. The second stage outputs a single reverse-bitonic sequence ͗1, 3, 4, 8, 7, 6, 5, 2͘, which is sorted into a list of increasing numbers by the third stage. The processing nodes shown in Fig.  8 can be realized as smart-pixel circuits. Each has two optical inputs and two optical outputs. The processing nodes must be able to perform the three different functions that are shown in Fig. 8 . All nodes ͑smart pixels͒ that belong to a processing step are physically realized on an OEIC. In this scheme the architecture shown in Fig. 8 would require eight OEIC's and an appropriate number of OIM's between them. Figure 9 shows a scheme of the perfect-shuffle interconnected bitonic sorter. To minimize the optical hardware, Desmulliez et al. 17 realized the architecture physically as a loop and made it correspond to a time-multiplex approach. 17 Thus one needs only one OEIC, which is reused at each cycle so that each node must be able to change its functionality dynamically. Control signals that are optically and electrically processed through the architecture specify the functionality of a particular processing node. Figure 10 shows the simulation arrangement in the main working area of the HADLOP simulator. The numbers to be sorted are 8 bits long. They enter the loop of the architecture in bit-serial order, with the most significant bit first. Each bit of a number is stored in a different binary data plane within the left-hand INPUT primitive. Four of these numbers can be seen in Fig. 7 . Output data are captured in the right-hand OUTPUT primitive. The general structure of an OUTPUT primitive is quite similar to that of an INPUT primitive. The outer SPLIT and JOIN primitives serve as entry and exit points of the loop. The perfect-shuffle interconnection scheme is modeled by the PERM primitive. The LOGIC primitive simulates the OEIC and contains four processing nodes. Two numbers enter a single processing node in bit-serial order with the most significant bit first. As soon as the two optical input bits differ, the node can determine which of the two numbers is the greater. Then the node assigns the optical input channels to the appropriate optical output channels according to the actual functionality ͑symbol 0 or 1 in Fig. 8͒ . Before that processing step the input data are sent to both optical output channels. The contents of the Modify window of the LOGIC primitive can be seen in Fig. 5 . The result of the comparison is stored in the internal registers AgreaterB and cmpd until all bits of the input numbers have been processed by the smartpixel node. Intermediate results-the output data of each processing step shown in Fig. 8 -are captured in the OUTPUT primitive, which is part of the loop. This OUTPUT primitive models a FIFO memory and contains seven binary data planes. Another INPUT primitive within the loop provides the control data for the processing nodes of the LOGIC primitive optically. They determine whether the nodes have to compare, exchange, or bypass the input data, according to the functionality shown in Fig. 8 . These control data could also be kept inside the left-hand INPUT primitive together with the input data of the architecture. However, we have placed this INPUT primitive inside the loop to keep the simulation arrangement clear.
We emphasize that HADLOP allows us to model and simulate many complex architectures. 13 Some examples that we designed and also some taken from the literature are an optical image-processing application based on ferroelectric liquid-crystal spatial light modulators, 18 a 3-D optical computing system, 19 or a 3-D optoelectronic superscalar integer processor. 20 
Future Plans: A Roadmap for an Optoelectronic Silicon Compiler
By now HADLOP can simulate optoelectronic architectures at the digital design level. We have used the simulation tool to carry out architecture and algorithm studies. HADLOP enables us to investigate, compare, and evaluate different algorithms for 3-D optoelectronic computing systems. Recently, remarkable progress in the field of optoelectronic smart-pixel technology, 1-3 micro-optic components for optical interconnection systems, and packaging technology has been achieved. 21, 22 The availability of new technologies makes the physical realization of HADLOP architectures possible. Detailed construction plans that make it easier to achieve this aim could be derived from these architectures directly. This necessitates the definition and the implementation of interfaces from HADLOP toward a more deviceoriented analog design level. Hence we developed a concept for the mapping of a HADLOP architecture onto physically realizable hardware. Contrary to a design and synthesis tool for purely electronic systems, we consider not only OEIC's but also OIM's. For this reason the automation process will be subdivided into two major tasks: One is the synthesis of OEIC's, and the other is the synthesis of appropriate OIM's ͑Fig. 11͒. The aim of both synthesis steps is the generation of layout descriptions, e.g., in CIF or in type II GDS, that can be passed directly to the fabrication process of the necessary OEIC's and OIM's.
A. Synthesis of Optoelectronic Integrated Circuits
OEIC's, e.g., smart-pixel devices, have optical inputs and outputs. Typically these systems use selfelectro-optic-effect-device arrays or vertical-cavity surface-emitting lasers with interlaced metalsemiconductor-metal detectors as optical I͞O pads. These optical pads are mounted in a hybrid fashion on top of the surface of a silicon circuit by use of flip-chip bonding techniques. We must consider special boundary conditions given by the optics, which are independent of the concrete technology when a chip layout is being designed for these circuits. This concerns
• A fixed raster of a 2-D array of optical I͞O pads. • The partitioning of the whole chip area in equalsized areas that contain the processing structures.
We have already developed many architectures that use the LOGIC primitive to simulate OEIC's. As mentioned in Subsection 2.B, their functionality has to be specified by means of Boolean equations, which is a sensible way to deal with smart-pixel devices that have a simple functionality. As a first step, we developed a software module that translates these equations in routing tables that are compatible with the Berkeley freeware layout editor MAGIC. 23 Soon we will include this software module in HADLOP. The software module parses the Boolean equations of the LOGIC primitive. As a result of this parsing, two files, a netlist and an instance file, are generated. Such a netlist can be loaded into the MAGIC layout editor. Then routing on a prepared standard layoutcell placement can be performed with MAGIC.
The preferable way to design an automatic chip is to use the VHDL primitive as a starting point for the design process. The layout design process has to be carried out by already existing design tools. The routing and the placing software has to meet the following constraints given by the OIM: fixed locations of optical data channels, pitch sizes, and partition dimensions that are determined by the raster of the I͞O pad array. HADLOP will provide this information by means of appropriate interfaces. We plan to support such interfaces for commercial chip-design software like CADENCE and SYNOPSYS as well as freeware tools like ALLIANCE. Using these tools leads to compatibility with different technologies because standard layout-cell libraries exist for most complementary metal-oxide semiconductor chip-manufacturing processes, e.g., those supported by MOSIS ͑Metal-Oxide Semiconductor Implementation Service͒ and EUROPRACTICE (European Commission Integrated Circuit Manufacturing Service).
B. Synthesis of Optical Interconnection Modules
Although the design of OEIC's is based on wellestablished microelectronics, the development of OIM's is a comparatively young discipline. Therefore there is much more experience in the synthesis of OEIC's than of OIM's. The design process of an optoelectronic 3-D circuit normally will start with the design of the OEIC's. Afterward the demands on the OIM's can be derived from the obtained arrangement of the optical I͞O pixels. Such pieces of information are, for example,
• The pitch size.
• The allowed size of the whole optical permutation element.
• The desired deflection angle in the case of a deflection device.
• The degree of the fan-out element in the case of an array illuminator.
These parameters are the inputs for design programs that already exist for computer-generated diffractive optical elements. A HADLOP interface to these tools needs to be created.
The HADLOP primitives PERM, SPLIT, and JOIN constitute the starting point for automatic OIM synthesis, analogous to the LOGIC or the VHDL primitives during the OEIC synthesis. Basically, there are different possibilities for the realization of optical deflection and fan-out elements, e.g., binary or multilevel phase gratings, off-axis lenslet arrays, array illuminators with lenslet arrays, Dammann gratings, or Talboteffect-based devices. One would expect that a good synthesis tool would offer different alternatives to select from. Indeed, as a long-term goal we aspire to support and implement several versions in close cooperation with the device community. But as a first step we will restrict OIM synthesis to the automatic mapping of the HADLOP primitives PERM and SPLIT onto binary and multilevel phase gratings for fan-out and deflection devices, respectively. Figure 13 shows the synthesis algorithm for a fanout element based on Dammann gratings. The inputs for the algorithm are results of the OEIC synthesis, technical constraints, and information that can be derived from the architecture. For example, the architecture we designed with HADLOP requires a 1-to-N fan-out interconnection between neighboring OEIC's. Consequently, N is our first input parameter. Let us assume that a result of the OEIC synthesis process is the pitch size w of the optical input pads that should receive the fan-out signal. Then the spacing between the diffractive orders must also be w, i.e., w is our second input parameter. The third input parameter is the spot size b of the diffractive orders. The maximum of b is given by the photodiode's diameter. The wavelength is defined by technological constraints. Finally, the fifth parameter is the distance d between the sender and the receiver planes. This value is given by the designer, who normally will select it to be as small as possible. However, a lower bound is given by the focal length f of the lens, which maps the diffraction image of the grating onto the detector, i.e., d Ͼ f. Below we assume that the lens is positioned exactly in the middle between the diffraction image and the grating located at the sender element, i.e., d ϭ 2f.
Three parameters have to be calculated for the generation of the Dammann grating ͑Fig. 13͒: the period length ⌬, the number of periods Z, and the positions for the phase changes x 1 , . . . , x n . The parameters ⌬ and Z can be calculated with Eqs. ͑2͒. To calculate the phase changes, it is necessary to solve an optimization problem that tries to find a minimum for the cost function C͑x͒; the parameters A k are the Fourier coefficients of the desired Dammann grating:
Several solutions to that problem have been published, 24 ,25 e.g., an iterative Fourier transform algorithm. Our intention is to define a HADLOP interface to design programs that have already been developed by the device community for the design of holographical optical elements, such as Dammann gratings. We emphasize that the inputs for such programs are primarily determined by the OEIC synthesis of HADLOP. A further example constitutes the calculation of multifaceted holograms for the realization of spacevariant random interconnect devices. The desired deflection angles a i can be calculated from the pixel mapping defined by the HADLOP primitive PERM and a predefined distance of subsequent OEIC's. To obtain approximately 95% of the light in the first diffraction order, we assume multilevel gratings with eight phase levels. Then the period length p i and the necessary minimum feature size w min can be calculated with
where is the wavelength of light and n is the refraction index of the used medium.
If the synthesis processes we roughly described above are completed successfully, detailed construction plans for the physical realization of OEIC's and OIM's will be available. We intend to implement an optical placement and routing system that will allow us to place and link OEIC's and OIM's optically on a glass substrate that works as an optical motherboard or an optical multichip module. Layout descriptions for mask processing will also be generated automatically. One of our next concrete goals concerning OIM synthesis is to provide interfaces from HADLOP to other design tools that are to be developed for the realization of micro-optic elements in planar optics 22 in the near future.
C. Optical Backannotation
During automatic OEIC synthesis the size of the partition and the distribution of the optical I͞O signals within the optical pad array are the degrees of freedom for the synthesis process. The boundary conditions as well as information for the automatic-layout synthesis can be extracted from the HADLOP architecture. For example, let us assume we developed a HADLOP architecture that includes a smart-pixel processing element with eight optical inputs and eight optical outputs. These I͞O signals could be arranged as either a 4 ϫ 4 or a 2 ϫ 8 pad array. During the synthesis process different possible arrangepments have to be examined. In addition, the placement and routing tool has to consider the fixed locations of the optical I͞O pads; they cannot be placed in a location other than that determined by the fixed raster. The size of the entire chip area in which the OEIC has to be placed can be estimated if we take into account the pitch size between optical pads. Furthermore, we emphasize that changing the pixel arrangement influences the functionality of the OIM.
On the other hand, one possible result of the OIM mapping procedure described above could be that the desired OIM is not realizable. Then the parameters of the OEIC design process have to be changed. For example, either a longer distance between neighboring OEIC's or a wider pitch size has to be selected to obtain angles that can be implemented optically.
We call this feedback from OIM synthesis to the layout of the OEIC an optical backannotation. HADLOP will be the platform that is suitable for reconciling both layout processes with each other.
Summary
We have presented our freeware CAD system, HADLOP, that allows a quick and easy description as well as a digital simulation of 3-D optoelectronic computing systems. We have described the most important fea- tures and the core elements of HADLOP for modeling devices such as smart-pixel planes, beam splitters, optical permutation elements, and 3-D memories for input stimuli. We have shown how these core elements can be combined into a system with HADLOP's graphical CAD editor by using the example of a bitonic sorting architecture. Furthermore, we have demonstrated the power of HADLOP by modeling and simulating various optoelectronic architecture proposals published by other groups and ourselves. Finally, we have presented a roadmap that shows how HADLOP can be expanded to an optoelectronic top-down silicon compiler. This requires the specification and the implementation of software interfaces among HADLOP and other systems working at the analog level. In particular, the connection to programs for optical interconnection modules is a challenge for the future. Hence we encourage everyone who is working in this field and who is interested in our work to contact us. Then we can discuss how to combine the digital level of HADLOP with the analog level to realize a top-down design of 3-D optoelectronic circuits.
